PYQSide ExamsMy practice

Semiconductor Electronics · Question 25

JEE Main 2025 (Online) 4th April Morning ShiftMCQMedium📈 Topic in 58% papers+4−1
1

The Boolean expression Y = A BC + A C can be realised with which of the following gate configurations. Choose the correct answer from the options given below:

  1. B, C Only
  2. A, B, C Only
  3. A, B Only
  4. A, C Only

Answer

(3) A, B Only

Solution

A: Three NOT gates give A, B, C; the 3-input AND gives A BC; the 2-input AND gives A C; the 2-input OR adds them Y. A is possible.

B: By De Morgan's theorem, A C = A + C = output of a 2-input NOR gate with inputs A and C.

One NOT gate gives B 3-input AND gives A BC; the 2-input OR adds the two terms Y. B is possible.

C: With a 3-input OR, A BC = A + B + C needs NOT gates on A, C and on the OR output (all 3 NOT gates). The AND gate then gives A C, but no OR gate is left to add the two terms C is not possible.

A and B only.

Answer: (3)

JEE Main 2025 (Online) 4th April Morning Shift

Keep practising — Semiconductor Electronics

2

Consider an n-type semiconductor in which ne and nh are number of electrons and holes, respectively. Choose the correct answer from the options given below :

  1. (A), (B), (E) only
  2. (A), (C), (E) only
  3. (A), (B), (C) only
  4. (A), (C), (D) only
JEE Main 2025 (Online) 4th April Evening Shift
3

Choose the correct logic circuit for the given truth table having inputs A and B. [figure]

  1. [figure]
  2. [figure]
  3. [figure]
  4. [figure]
JEE Main 2025 (Online) 3rd April Morning Shift
4

The truth table corresponding to the circuit given below is: [figure]

  1. arrayccc A & B & C \ 0 & 0 & 0 \ 0 & 1 & 0 \ 1 & 0 & 1 \ 1 & 1 & 1 array
  2. arrayccc A & B & C \ 0 & 0 & 1 \ 1 & 0 & 0 \ 0 & 1 & 0 \ 1 & 1 & 0 array
  3. arrayccc A & B & C \ 0 & 0 & 1 \ 0 & 1 & 0 \ 1 & 0 & 0 \ 1 & 1 & 0 array
  4. arrayccc A & B & C \ 0 & 0 & 0 \ 1 & 0 & 0 \ 0 & 1 & 0 \ 1 & 1 & 1 array
JEE Main 2025 (Online) 3rd April Evening Shift
5

A zener diode with 5 V zener voltage is used to regulate an unregulated dc voltage input of 25 V. For a 400 resistor connected in series, the zener current is found to be 4 times load current. The load current (IL) and load resistance (RL) are :

  1. IL = 0.02 mA; RL = 250
  2. IL = 10 A; RL = 0.5
  3. IL = 10 mA; RL = 500
  4. IL = 20 mA; RL = 250
JEE Main 2025 (Online) 2nd April Morning Shift
6

In the digital circuit shown in the figure, for the given inputs the P and Q values are : [figure]

  1. P = 0, Q = 1
  2. P = 1, Q = 0
  3. P = 0, Q = 0
  4. P = 1, Q = 1
JEE Main 2025 (Online) 2nd April Evening Shift
7

[figure] For the circuit shown above, equivalent GATE is :

  1. NOT gate
  2. NAND gate
  3. AND gate
  4. OR gate
JEE Main 2025 (Online) 29th January Morning Shift
8

Which of the following circuits has the same output as that of the given circuit? [figure]

  1. [figure]
  2. [figure]
  3. [figure]
  4. [figure]
JEE Main 2025 (Online) 28th January Morning Shift
9

[figure] In the circuit shown here, assuming threshold voltage of diode is negligibly small, then voltage VAB is correctly represented by:

  1. [figure]
  2. [figure]
  3. VAB would be zero at all times.
  4. [figure]
JEE Main 2025 (Online) 28th January Evening Shift

All Semiconductor Electronics PYQs →

PDFDownload Semiconductor Electronics PYQs as PDF Free, with answer key and a QR code to every solution — print it or study offline⬇
All JEE Main Physics chapters