PYQSide ExamsMy practice

Semiconductor Electronics · Question 2

NEET (UG) 2026MCQMedium📈 Topic in 50% papers+4−1
1

In the circuit shown below, the voltage appearing across the diode D will be of the form : [figure]

  1. [figure]
  2. [figure]
  3. [figure]
  4. [figure]

Answer

(4) [figure]

Solution

The cathode (bar) of D is towards the upper terminal of the source and its anode is towards R.

Positive half cycle: upper terminal at higher potential ⇒ D is reverse biased (open circuit) ⇒ no current, so the whole input appears across D: vD = vi

Negative half cycle: D is forward biased (ideal, short circuit) ⇒ vD = 0 and the input appears across R.

vD shows the positive half cycle followed by zero in the negative half cycle.

Answer: (4)

NEET (UG) 2026

Keep practising — Semiconductor Electronics

2

The current I in the circuit shown below is : (All diodes are ideal and identical) [figure]

  1. 13 A
  2. 152 A
  3. 53 A
  4. 59 A
NEET (UG) 2026
3

An ideal Zener diode with breakdown voltage of -3 V is reverse biased with a negative input voltage Vi = -5 V. The magnitude of voltage difference between point B and A is: [figure]

  1. 0 V
  2. 3 V
  3. 2 V
  4. 1 V
RE-NEET (UG) 2026
4

Three identical p-n junction diodes D1, D2, and D3 are connected across a battery as shown in the figure. If the width of the depletion regions of D1, D2 and D3 are W1, W2 and W3, respectively, then the correct option is: [figure]

  1. W2 > W1 = W3
  2. W1 > W2 > W3
  3. W3 = W1 > W2
  4. W3 > W2 > W1
RE-NEET (UG) 2026
5

A full wave rectifier circuit with diodes (D1) and (D2) is shown in the figure. If input supply voltage Vin = 220 (100 t) volt, then at t = 15 msec [figure]

  1. D1 and D2 both are forward biased
  2. D1 and D2 both are reverse biased
  3. D1 is forward biased, D2 is reverse biased
  4. D1 is reverse biased, D2 is forward biased.
NEET (UG) 2025
6

The output (Y) of the given logic implementation is similar to the output of an/a gate. [figure]

  1. OR
  2. NOR
  3. AND
  4. NAND
NEET (UG) 2025
7

A logic circuit provides the output Y as per the following truth table : [figure] The expression of the output Y is :

  1. A B + A
  2. A B + A
  3. B
  4. B
NEET (UG) 2024
8

Consider the following statements A and B and identify the correct answer : [figure]

  1. A is correct but B is incorrect
  2. A is incorrect but B is correct
  3. Both A and B are correct
  4. Both A and B are incorrect
NEET (UG) 2024
9

The output (Y) of the given logic gate is similar to the output of an/a [figure]

  1. NAND gate
  2. NOR gate
  3. OR gate
  4. AND gate
NEET (UG) 2024
10

[figure] The I-V characteristics shown above are exhibited by a

  1. Light emitting diode
  2. Zener diode
  3. Photodiode
  4. Solar cell
RE-NEET (UG) 2024
11

When the output of an OR gate is applied as input to a NOT gate, then the combination acts as a

  1. NAND gate
  2. NOR gate
  3. AND gate
  4. OR gate
RE-NEET (UG) 2024

All Semiconductor Electronics PYQs →

PDFDownload Semiconductor Electronics PYQs as PDF Free, with answer key and a QR code to every solution — print it or study offline⬇
All NEET Physics chapters